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Abstract: An analogue adaptive ﬁlter for dynamic response compensation of a load cell
sensor is presented. The ﬁlter employs only transistors and therefore it can be integrated using
standard digital CMOS technology, which is suitable for System-on-Chip applications. To
perform adaptive compensation over a wide range of measurand, a novel CMOS multiplier
circuit was developed. The analogue adaptive ﬁlter has been designed and simulated using
0.35µm 3.3V BSim3v3 CMOS foundry models and found to achieve eﬀective compensation.
1 Introduction and Motivation
Since information processing and control systems cannot function correctly if they receive
inaccurate input data, compensation of the imperfections of sensors is one of the most im-
portant aspects of sensor research. The inﬂuence of unwanted signals, non-ideal frequency
response, parameter drift, non-linearity, and cross-sensitivity are the ﬁve major defects in
primary sensors. In the new generation of sensors, called intelligent or smart sensors, theinﬂuence of these imperfections has been dramatically reduced by using signal processing
techniques, which have resulted from advances in the ﬁeld of digital systems.
Some sensors, such as load cells, have an oscillatory output, which needs time to settle down.
It is therefore necessary to determine the value of the measurand while the output is still
in oscillation. Load cells are used in a variety of industrial weighing applications such as
vending machines and checkweighing systems. Since the measurand contributes to the load
cell response characteristics, a compensation ﬁlter is required to track variation in measurand
whereas a simple, ﬁxed ﬁlter is only valid at one speciﬁc load value. A number of methods have
been reported for dynamic sensor compensation. These include digital adaptive techniques [1],
artiﬁcial neural network [2] and estimation with recursive least square procedure [3], which
basically employ digital signal processing (DSP) chips or microcontrollers to implement the
required ﬁltering algorithms. Recently, analogue adaptive techniques [4, 5] have been used
to perform eﬀective sensor response compensation, with the main beneﬁts being smaller
size, lower complexity and lower power consumption compared to digital techniques. The
sensor compensation analogue technique employs an adaptive biquadratic ﬁlter to track the
variations in the measurand by changing the position of the ﬁlter zeroes. In [5], a discrete
adaptive ﬁlter prototype consisting of op-amps, resistors and capacitors was produced to
validate the compensation analogue technique in practice.
In recent years, the quest for smaller and cheaper electronic systems has led manufactures
to integrate systems onto a single chip (Systems on Chip, SoC). In the sensor research com-
munity, eﬀorts have focused on making silicon-based sensors and circuit designers investigate
techniques to develop CMOS compatible analogue electronic circuits [6, 7, 8, 9, 10] because
this is dominant processing technology used for integrated circuits and systems. Despite the
eﬀectiveness of the op-amp based compensation ﬁlter reported in [5], the ﬁlter is not compat-
ible with digital CMOS technology since it contains resistors and capacitors. This limits its
applications in SoCs, and therefore, the motivation of this research is to develop and imple-
ment an analogue ﬁlter for sensor compensation, which is compatible with CMOS technology.
This means that the ﬁlter should not require ﬂoating capacitors or operational ampliﬁers. It
should be noted that traditionally the switched-capacitor technique has been employed exten-
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are also not fully compatible with the digital CMOS process and as technology advances fur-
ther, the drawbacks of switched-capacitor are becoming more signiﬁcant [11]. The switched-
capacitor techniques require high quality capacitors usually implemented using two layers of
polysilicon. The second polysilicon layer used by the switched-capacitor is not required in
wholly digital circuits and often it is not available, particularly in deep submicron technology
used to fabricate SoCs.
This paper shows that it is possible to design and implement an analogue adaptive ﬁlter
capable of eﬀectively correcting the sensor response without the use of op-amps and ﬂoating
capacitors. The proposed ﬁlter consists entirely of transistors and therefore it is suitable
for integration using standard digital CMOS process (single polysilicon). The ﬁlter is de-
signed using switched-current (SI) techniques, which exploit the ability of a MOS transistor
to maintain its drain current, when its gate is open-circuited, through the charge stored
on the parasitic gate oxide capacitance, and without the explicit need for designed capac-
itors. SI techniques are increasingly being applied to sensor applications as demonstrated
in publications [6, 10, 12]. The application of SI to dynamic sensor compensation has not
been addressed in the literature, and is therefore the main aim of this paper. The following
contributions are made:
• All previously reported applications of SI to sensors do not require adaptive operation,
unlike the load cell, which requires adaptive processing to track variation of the mea-
surand. For example, the magnetic sensor reported in [10] employs a ﬁlter with ﬁxed
characteristics.
• A novel CMOS multiplier is proposed, which is needed to perform adaptive compensa-
tion for diﬀerent measurand values of the sensor.
• Transistor level of the adaptive compensation ﬁlter is designed and simulated using
0.35µm 3.3V BSim3v3 CMOS foundry models.
3Figure 1: Principle of load cell response correction
2 Sensor Response Correction
The general principle of sensor response correction, in order to eliminate oscillatory sensor
output, involves cascading a ﬁlter, having the reciprocal characteristic of the sensor, with it
(Fig.1). Therefore, the transfer function of the whole system is “unity”, which means that
any changes in the input transfer to the output without distortion.
It has been shown that the load cell can be modelled as a 2nd order system [1]:
G(s)=
X(s)
F(s)
=
1
m+m0
s2 + c
m+m0s + k
m+m0
=
A
s2 + ω0
Q s + ω2
0
(1)
Where m is the mass being weighed, m0 is the eﬀective mass of the sensor, c is the damping
factor, k is the spring constant, and F(t) is the force function. Equation (1) shows that m
aﬀects all characteristics of the sensor such as gain factor, A, quality factor, Q, and natural
frequency, ω0.
Equation (1) yields a pair of complex conjugate poles a ± jb where
a = −
c
2(m + m0)
(2)
and
b =

k
(m + m0)
−
c2
4(m + m0)2 (3)
Thus the zeros of the adaptive ﬁlter, which are the poles of the sensor, can be found. The
parameter m is unknown in the ﬁrst instance when a new measurement begins. Therefore the
parameters of the adaptive ﬁlter can not be set to appropriate values in order that the ﬁlter
4behaves as an inverse system. Hence, an adaptive rule is required to modify the parameters
of the adaptive ﬁlter according to the value of measurand, m. Usually, in classic adaptive
techniques, an adaptive algorithm, such as least mean squares (LMS) method, updates the
parameters of the adaptive ﬁlter to minimise a cost function. However, (1) shows that, for a
load cell, the suitable ﬁlter has a pair of conjugate zeros, z1,2 = a ± jb, where, a and b can
be considered as the parameters of adaptive ﬁlter and the relationship between them and the
load is expressed in (2) and (3). The adaptive compensation operation is shown in Fig.2.
Figure 2: Block diagram of adaptive load cell response correction
Initially the zeros of the ﬁlter are set to arbitrary values. Then the output y is calculated.
This new value of y is used to calculate the zeros of the ﬁlter once again. Repeating these
steps results in a rapid approach to obtain the steady state value of y. So far the zeros of the
2nd order compensation ﬁlter have been examined. In order that the analogue ﬁlter can be
realised, it is necessary to add at least two poles to the ﬁlter. The values of these poles can
be determined practically. These poles are selected as shown in [5] so that the output of the
ﬁlter quickly reaches its steady-state value with minimum oscillation. The transfer function
of the compensation ﬁlter is
H(s)=
(m + m0) · s2 + c · s + k
10−5s2 +0 .06s +1
(4)
The transfer functions of the load cell, (1,) and its compensation ﬁlter, (4), are biquadratic
functions. The problem is how to make a biquad adaptive and from design simplicity point
of view, it is necessary to have only one ﬁlter component to track changes in m without
any inﬂuence on the other characteristics of the load cell such as c,a n dk. How to achieve
5Figure 3: (a)-Current memory cell (b)-Clock waveforms
this with CMOS transistor alone circuits is discussed in section 4 after an introduction to
switched-current design, which is given next.
3 Switched-Current Design Principles
The basic element in switched-current (SI) design is a memory cell shown in Fig.3-a. The SI
technique exploits the parasitic capacitance, Cgs, at the gate of a MOS transistor to maintain
its drain current [13]. The current memory cell of Fig.3-a has one transistor M1 and three
switches, which are driven by the clock waveforms shown in Fig.3-b and operates as follows.
On phase φ1, the input current adds to the bias current J and the current J+iin ﬂows initially
into the discharged gate-source capacitor Cgs.A sCgs charges, the gate source voltage rises
and when it exceeds the threshold voltage, M1 conducts. Eventually the whole of the current
J +iin ﬂows in the drain of M1. During the second phase, φ2 , the gate of M1 is disconnected
from the drain so the gate voltage is held on Cgs and the input switch is now opened. This
forces an output current io = −iin to ﬂow throughout this phase. The output current is
therefore a memory of the input current.
Fig.4-a shows a delay cell, created by cascading two memory cells. It should be noted that the
output current io1 is not available through the ﬁrst phase, φ1, and when the output current
is required throughout the entire clock period then another transistor, M3, and its associated
bias current should be added. To achieve a scaled output current, i.e. io2[n]=αiin[n − 1],
the aspect ratio of M3 is α times that of M2. This is shown in Fig.4 by putting ”1”, ”1” and
”α” under transistors M1, M2 and M3, respectively, which means that [W
L ]M2 =[ W
L ]M1 and
6Figure 4: (a)-Delay cell (b)-Integrator
[W
L ]M3 = α · [W
L ]M2, where W and L are the width and length of the MOS transistors.
A switched-current integrator can be obtained by feeding back the output current of the delay
cell, io1, to the input summing node. This results in two parallel switches, one operating with
φ1 and another with φ2, which is equivalent to a short circuit and two parallel bias currents
that can be added together. The resulting integrator is shown in Fig.4-b, which can be used
as a building block to construct other ﬁlter functions [14].
4 Adaptive Compensation Filter
To simplify the implementation of the compensation ﬁlter, we have chosen the integrator-
based biquad circuit shown in Fig.5. With this choice, as shown later in this section, it is
possible to track variation in the load cell measurand by controlling a single ﬁlter param-
eter. This biquad consists of two integrators and two feedback loops (α2Io and α4Io)a n d
appropriate signal summations. The s-domain transfer function of the biquad circuit is:
H(s)=
[4α6+2α5−α1α3
D ]s2 +[4α5
T.D]s +[4α1α3
T2.D ]
s2 +[4α4
T.D]s +[4α2α3
T2.D ]
(5)
where D =2 α4 − α2α3 +4 ,T is the clock period and each αi is the ratio of two currents in
the ﬁlter circuit. Comparing (5), with the compensation ﬁlter transfer function, (4), gives:
4α6 +2 α5 − α1α3
D
=1 0 5(m + m0)( 6 )
4α5
T.D
=1 0 5c (7)
4α1α3
T2.D
=1 0 5k (8)
7Figure 5: Integrator-based biquadratic ﬁlter [14]
4α4
T.D
= 600 (9)
4α2α3
T2.D
=1 0 5 (10)
Equation (6) shows that it is possible to have an adaptive ﬁlter, which is capable of tracking
variations in m, by controlling only one ﬁlter parameter (α6) without any inﬂuence on the
other characteristics of the ﬁlter. Examining Fig.5 shows that α6 is a coeﬃcient for the ﬁlter
input current (Iα6 = α6Iin) and in the adaptive case it should be Iα6 = α6(m)Iin.I n o u r
current-mode ﬁlter, the output current, Io, displays the load cell measurand, m, therefore
having α6 proportional to m is equivalent to control the ﬁlter input current by a variable
gain proportional to the ﬁlter output current. This means that a current multiplier is needed
to make an adaptive compensation ﬁlter. This is clariﬁed schematically in Fig.6.
Figure 6: Adaptive compensation ﬁlter block diagram
8The design procedure of the compensation ﬁlter involves determining the parameters (α1−α6)
of a ﬁxed ﬁlter and then using a current multiplier block (Fig.6) to make it adaptive. From
experimental data for a particular load cell [2] the damping factor c, spring constant k,a n d
the eﬀective mass of the load cell m0, are 3.5, 2700 Pa, and 0.1 kg, respectively. In addition,
as a starting point, m is considered to be 1 kg, which is an arbitrary choice. The parameters
of the compensation ﬁlter can be calculated using (6) to (10). As outlined earlier, the ﬁlter
parameters, αi, are implemented by [W
L ] of the transistors in the current mirrors. The clock
period, T, aﬀects the spread of the transistor sizes for the ﬁlter. For diﬀerent clock periods,
considering (4) as the transfer function of the compensation ﬁlter results in wide ranges for
αi, which seems impractical. In order to achieve reasonable W
L for the transistors in the ﬁlter
design, the positions of ﬁlter poles in (4) is changed and it is scaled in magnitude. Note
that the ﬁlter poles do not have signiﬁcant eﬀect on the compensation (refer to section 2).
Therefore, the modiﬁed transfer function for the compensation ﬁlter is:
H(s)=
1
2700
·
(m + m0) · s2 + c · s + k
(4 ∗ 10−4)s2 +0 .035s +1
(11)
With this transfer function, choosing T =1 0 −2s provides parameter spread of 25:1, while
for T =1 0 −5s it is 3000000:1, which is clearly impractical. It is worth noting that the
load cell output is oscillatory with low frequency (less than 30Hz), therefore T =1 0 −2s is
a reasonable choice. Using the values in the modiﬁed transfer function, (11), in (6) to (10)
gives the parameters of the compensation ﬁlter shown in table 1.
Table 1: Compensation ﬁlter parameters, T =1 0 −2s
α1 α2 α3 α4 α5 α6
1 1 0.4 1.4 0.0519 1.556
Load cell response correction for diﬀerent values of the measurand, m, requires changing the
compensation ﬁlter zero positions. As discussed earlier in this section, this can be achieved
simply by varying the value of the parameter α6 of the ﬁlter. To ﬁnd how α6 is related to
m, using (6) to (10), the parameters of the ﬁlter are calculated for diﬀerent values of m from
0.1kg to 1kg. It is seen that the parameters α1 to α5 have the same values as in table 1, but
9the value of α6 diﬀers for each m, as shown in table 2.
Table 2: Filter parameter α6 for diﬀerent values of measurand
m[kg] 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
α6 0.222 0.37 0.519 0.667 0.815 0.916 1.111 1.259 1.407 1.556
It is possible to express the table values as a linear relationship between α6 and m:
α6 =1 .4816m +0 .074 (12)
To ensure the correct operation of the transistors in the ﬁlter circuit, it is assumed that a load
cell measurand of m =1 kg corresponds to 10µA output current. Therefore, with reference
to Figs.6 and using (12), to have an adaptive compensation ﬁlter, a current multiplier block
with the following relationship between its input and output is required.
Iα6 = α6 · Iin =( 0 .14816Io +0 .074) · Iin (13)
where Iin is input to the ﬁlter (output of the sensor), Io is output of the ﬁlter and Iα6 is the
current required for the second integrator in the ﬁlter (Fig.5). The implementation of (13)
with CMOS transistors is discussed next.
4.1 Proposed Current Multiplier for Adaptive Compensation
One approach to achieve multiplication of two signals x and y is accomplished by evaluating
their quadratic terms: (x + y)2 − (x − y)2 =4 xy. With this base, in [15] a CMOS current
gain cell is proposed. The principle of operation of this current gain cell is shown in Fig.7. It
consists of a summer and subtractor (S & S), a linear current to voltage convertor, and two
matched MOS transistors M1 and M2, which are assumed to be in saturation region and each
performs voltage-to-current conversion with a squaring characteristic. I1 is the input current
to be ampliﬁed and Ic is a current for the gain control. These two currents are applied to
the input nodes of S & S. After i −→ v conversion, both voltages, R(Ic + I1)a n dR(Ic − I1)
are applied to M1 and M2, respectively (R is the conversion factor). Applying square-law
characteristic to M1 and M2 yields:
Iom = IL − IR =
β
2
[R(Ic + I1) − VT]2 −
β
2
[R(Ic − I1) − VT]2 =2 βR(IcR − VT)I1 (14)
10Figure 7: Current gain cell [15]
where Iom is the output of the current gain cell and β = µCoxW/L, µ is the mobility of
carriers, Cox is the gate capacitance per unit area, VT is the threshold voltage, and W and L
are the channel width and length of the devices, respectively.
To evaluate this current gain cell, transistor level simulation was performed using Cadence
with 0.35µm 3.3V BSim3v3 CMOS foundry models. The following linear relationship of the
cell input-output was obtained empirically:
Iom =0 .087(I1 + 33)(Ic +0 .263) for: 8 <I 1 < 55µA and 0.2 <I c < 8µA (15)
Out of the above ranges for I1 and Ic, there is a nonlinear input-output relationship because
some of the transistors in the S & S are leaving their saturation region. Whereas, for the
adaptive compensation ﬁlter, a current multiplier with the following features is needed:
1. Input-output relationship of (13)
2. If we consider that the compensation ﬁlter operates for 0 <m<1kg, then the range of
multiplier input currents should be 0 <I in < 20µA and 0 <I o < 10µA. It should be
noted that 10µA current corresponds to m =1 kg and since the load cell output (Iin)
is oscillatory, with the steady-state value of 10µA, its peak could be as much as 20µA.
To achieve these two features, the block diagram depicted in Fig.8 is proposed, which contains
current mirrors (b1, bc and bo), constant current sources (I01, I0c and I0o) and a dependent
current source (b11Iin). The aim of b1 and constant current sources I01 and I0c are to bring
11Figure 8: Proposed multiplier block diagram to achieve adaptive compensation
the range of the multiplier input currents to the operating range of the current gain cell. The
following equations can be obtained from Fig.8:
I1 = b1Iin + I01 (16)
Ic = bcIo + I0c (17)
Iα6 = boIom − I0o − b11Io (18)
Combination of (16), (17), (18) and (15) yeilds:
Iα6 =0 .087bob1bcIoIin
+0 .087bob1(I0c +0 .263)Iin
+[ 0 .087bobc(I01 + 33) − b11]I0
+0 .087bo(I01 + 33)(I0c +0 .263) − I0o
(19)
Equation (19) should be made equivalent to (13), which gives the appropriate values for bc,
b0, b11 and I0o. This is achieved by making the coeﬃcients of IoIin and Iin in (19) equal to
the coeﬃcients of IoIin and Iin in (13), respectively and making the third and fourth terms
of (19) equal to zero, because there is no constant term and a term proportional to Io in (13).
The CMOS realisation of the block diagram of Fig.8 is shown in Fig.9. The size of squaring
characteristic transistors, M1 and M2 are equal and it is W
L =
100µm
10µm and W
L of transistors in
i −→ v convertors are
3µm
10µm. The other part of the circuit, including S & S, are composed
12Figure 9: Transistor-level realisation of the multiplier block of Fig.8
of current mirrors. The structure of the current mirrors and the size of their transistors are
designed such that to be compatible with the the compensation ﬁlter, which is explained in
the next section. With this circuit, it is possible to realise equation 13 for 0 <I in < 20µA
and 0 <I o < 10µA.
4.2 CMOS Adaptive Compensation Filter
The biquadratic ﬁlter of Fig.5 contains bias current sources and switch symbols, which need to
be replaced by transistor designs to allow CMOS implementation of the circuit. Furthermore,
the biquad has memory cells and current mirrors as outlined in section 3. Current mirrors
and memory cells aﬀect the performance of switched-current circuits and numerous designs
have been proposed to have improved cells [14]. In this work, to improve transmission errors,
due to the ﬁnite input conductance and nonzero output conductance of transistors, high
compliance cascode memory cell and current mirror have been used. The bias currents for
the memory cells and NMOS mirrors are chosen to be J = 100µA, which are provided by
PMOS mirrors of the same type and bias voltages (VbiasP, VbiasCP and VbiasCN)c a nb e
13produced by a separate bias generation circuit once and distributed to all the current mirrors
in the design [16]. Diﬀerent bias currents in all the current mirrors can be altered easily by
scaling all transistor widths. In addition, the circuit needs to be preceded by a sample-and-
hold with multiple scaled output currents, which provide the parameters α1, α5 and the input
of the current multiplier. All the ﬁlter switches are implemented by NMOS transistors. The
complete adaptive compensation ﬁlter is shown in Fig.10, in which the box marked ” X ”
denotes the proposed multiplier circuit of Fig.9 needed to achieve adaptive operation. As
it can been seen, the adaptive compensation ﬁlter consists of entirely of transistors without
using capacitors and resistors, which retains the important advantage of being compatible
with digital CMOS process.
The combination of relatively large size memory transistor and minimum geometry switch
transistor is chosen primarily to keep the eﬀect of charge injection errors at a reasonable
level. However, the use of a reasonably large memory transistor also has other performance
beneﬁts, such as lower output conductance, better matching and improved current mirror
resolution, which need to be balance against the speed advantage of small devices. Hence,
the aspect ratio of the memory transistors is considered to be W
L =
30µm
3µm and for the NMOS
switch W
L =
2µm
0.35µm.
Figure 10: Adaptive compensation ﬁlter containing only CMOS transistors
145 Test and Results
To test the compensation ﬁlter, the output signal of the load cell is needed. In [4], we
developed computer models for the load cell and the adaptive compensation ﬁlter and they
have been implemented in PSpice, and also validated by practical discrete circuit[5]. However,
for CMOS transistor level simulation with Cadence, a VerilogA behavioral modelling facility
has been used, which can produce load cell oscillatory current. A step excitation current is
applied to the load cell model (Fig.11) whose output has been applied to the compensation
ﬁlter and according to the amplitude of excitation current, the value of the (m + m0)h a s
been changed in the VerilogA model.
Figure 11: Block diagram of the test setup
The circuit in Fig.10, including the multiplier circuit of Fig.9, was simulated using Cadence
with 0.35µm 3.3V BSim3v3 CMOS foundry models. Fig.12 shows the load cell output and
the compensation ﬁlter output for m =0 .1kg, which corresponds to 1µA excitation current.
To illustrate the capability of the ﬁlter in tracking changes in m, Fig.13 shows one of the
sample results for m =0 .5kg corresponding to 5µA excitation current. Clearly these results
show that fully CMOS adaptive compensation ﬁlter can be used to correct the oscillatory
output of the load cell. To indicate the eﬀectiveness of using an adaptive ﬁlter, a ﬁxed ﬁlter
was also used for compensation. When the excitation current is 5µA, a ﬁxed ﬁlter suitable
for m =0 .1kg have been used and the input and output of the ﬁlter are depicted in Fig.14,
which shows that the ﬁxed ﬁlter is unable to perform the sensor response correction.
15Figure 12: Input and output of the adaptive compensation ﬁlter for m=0.1kg
Figure 13: Input and output of the adaptive compensation ﬁlter for m=0.5kg
Figure 14: Input and output of the non-adaptive ﬁlter with m = 0.5kg
166 Concluding Remarks
This paper has shown that it is possible to perform eﬀective response compensation of dy-
namic sensors using switched-current techniques. The proposed analogue adaptive ﬁlter em-
ploys only transistors without using passive elements and therefore compatible with digital
CMOS process, which makes it suitable for system-on-chip applications. This has been
demonstrated with a reference to a load cell sensor. It has been shown that the integrator-
based biquadratic ﬁlter provides an accurate and ﬂexible compensation ﬁlter model, since
it needs only one ﬁlter parameter to track variations in the load cell measurand. Adap-
tive response correction is achieved by developing a new CMOS current multiplier circuit.
Transistor-level simulations of the adaptive compensation ﬁlter, with realistic Spice transistor
models, conﬁrm the eﬀectiveness of the proposed technique.
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